View 26DF161_158196.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

Features
* Single 2.7V - 3.6V Supply * Serial Peripheral Interface (SPI) Compatible
- Supports SPI Modes 0 and 3
* 66 MHz Maximum Clock Frequency * Flexible, Uniform Erase Architecture
- 4-Kbyte Blocks - 32-Kbyte Blocks - 64-Kbyte Blocks - Full Chip Erase Individual Sector Protection for Program/Erase Protection - Sixteen 128-Kbyte Physical Sectors Hardware Controlled Locking of Protected Sectors Flexible Programming - Byte/Page Program (1 to 256 Bytes) JEDEC Standard Manufacturer and Device ID Read Methodology Low Power Dissipation - 7 mA Active Read Current (Typical) - 4 A Deep Power-Down Current (Typical) Endurance: 100,000 Program/Erase Cycles Data Retention: 20 Years Complies with Full Industrial Temperature Range Industry Standard Green (Pb/Halide-free/RoHS Compliant) Package Options - 8-lead SOIC (200-mil wide) - 8-contact MLF (5 mm x 6 mm)
* * * * *
16-megabit 2.7-volt Only Serial Firmware DataFlash(R) Memory AT26DF161 Preliminary
* * * *
1. Description
The AT26DF161 is a serial interface Flash memory device designed for use in a wide variety of high-volume consumer based applications in which program code is shadowed from Flash memory into embedded or external RAM for execution. The flexible erase architecture of the AT26DF161, with its erase granularity as small as 4-Kbytes, makes it ideal for data storage as well, eliminating the need for additional data storage EEPROM devices. The physical sectoring and the erase block sizes of the AT26DF161 have been optimized to meet the needs of today's code and data storage applications. By optimizing the size of the physical sectors and erase blocks, the memory space can be used much more efficiently. Because certain code modules and data storage segments must reside by themselves in their own protected sectors, the wasted and unused memory space that occurs with large sectored and large block erase Flash memory devices can be greatly reduced. This increased memory space efficiency allows additional code routines and data storage segments to be added while still maintaining the same overall device density.
3599A-DFLASH-11/05
www.DataSheet.in
The AT26DF161 also offers a sophisticated method for protecting individual sectors against erroneous or malicious program and erase operations. By providing the ability to individually protect and unprotect sectors, a system can unprotect a specific sector to modify its contents while keeping the remaining sectors of the memory array securely protected. This is useful in applications where program code is patched or updated on a subroutine or module basis, or in applications where data storage segments need to be modified without running the risk of errant modifications to the program code segments. Specifically designed for use in 3-volt systems, the AT26DF161 supports read, program, and erase operations with a supply voltage range of 2.7V to 3.6V. No separate voltage is required for programming and erasing.
2. Pin Descriptions and Pinouts
Table 2-1.
Symbol
Pin Descriptions
Name and Function CHIP SELECT: Asserting the CS pin selects the device. When the CS pin is deasserted, the device will be deselected and normally be placed in standby mode (not Deep Power-Down mode), and the SO pin will be in a high-impedance state. When the device is deselected, data will not be accepted on the SI pin. A high-to-low transition on the CS pin is required to start an operation, and a low-to-high transition is required to end an operation. When ending an internally self-timed operation such as a program or erase cycle, the device will not enter the standby mode until the completion of the operation. SERIAL CLOCK: This pin is used to provide a clock to the device and is used to control the flow of data to and from the device. Command, address, and input data present on the SI pin is always latched on the rising edge of SCK, while output data on the SO pin is always clocked out on the falling edge of SCK. SERIAL INPUT: The SI pin is used to shift data into the device. The SI pin is used for all data input including command and address sequences. Data on the SI pin is always latched on the rising edge of SCK. SERIAL OUTPUT: The SO pin is used to shift data out from the device. Data on the SO pin is always clocked out on the falling edge of SCK. WRITE PROTECT: The WP pin controls the hardware locking feature of the device. Please refer to "Protection Commands and Features" on page 11 for more details on protection features and the WP pin. The WP pin is internally pulled-high and may be left floating if hardware controlled protection will not be used. However, it is recommended that the WP pin also be externally connected to VCC whenever possible. DEVICE POWER SUPPLY: The VCC pin is used to supply the source voltage to the device. Operations at invalid VCC voltages may produce spurious results and should not be attempted. GROUND: The ground reference for the power supply. GND should be connected to the system ground. Asserted State Type
CS
Low
Input
SCK
Input
SI
Input
SO
Output
WP
Low
Input
VCC GND
Power Power
2
AT26DF161 [Preliminary]
3599A-DFLASH-11/05
www.DataSheet.in
AT26DF161 [Preliminary]
Figure 2-1. 8-SOIC Top View Figure 2-2. 8-MLF Top View
CS SO WP GND
1 2 3 4
8 7 6 5
VCC NC SCK SI
CS SO WP GND
1 2 3 4
VCC NC 6 SCK 5 SI
8 7
3. Block Diagram
CS
CONTROL AND PROTECTION LOGIC
I/O BUFFERS AND LATCHES
SCK SI SO
SRAM DATA BUFFER INTERFACE CONTROL AND LOGIC ADDRESS LATCH
Y-DECODER
Y-GATING
WP
X-DECODER
FLASH MEMORY ARRAY
4. Memory Array
To provide the greatest flexibility, the memory array of the AT26DF161 can be erased in four levels of granularity including a full chip erase. In addition, the array has been divided into physical sectors of uniform size, of which each sector can be individually protected from program and erase operations. The size of the physical sectors is optimized for both code and data storage applications, allowing both code and data segments to reside in their own isolated regions. Figure 4-1 on page 4 illustrates the breakdown of each erase level as well as the breakdown of each physical sector.
3
3599A-DFLASH-11/05
www.DataSheet.in
Figure 4-1.
Memory Architecture Diagram
Block Erase Detail Page Program Detail
1-256 Byte Page Program (02h Command) 256 Bytes 256 Bytes 256 Bytes 256 Bytes 256 Bytes 256 Bytes 256 Bytes 256 Bytes 256 Bytes 256 Bytes 256 Bytes 256 Bytes 256 Bytes 256 Bytes 256 Bytes 256 Bytes 256 Bytes 256 Bytes 256 Bytes 256 Bytes 256 Bytes 256 Bytes 256 Bytes 256 Bytes ***
Internal Sectoring for Sector Protection Function
64KB 32KB Block Erase Block Erase (D8h Command) (52h Command)
4KB Block Erase (20h Command) 4KB
Block Address Range 1FFFFFh - 1FF000h
Page Address Range 1FFFFFh 1FFEFFh 1FFDFFh 1FFCFFh 1FFBFFh 1FFAFFh 1FF9FFh 1FF8FFh 1FF7FFh 1FF6FFh 1FF5FFh 1FF4FFh 1FF3FFh 1FF2FFh 1FF1FFh 1FF0FFh 1FEFFFh 1FEEFFh 1FEDFFh 1FECFFh 1FEBFFh 1FEAFFh 1FE9FFh 1FE8FFh - 1FFF00h - 1FFE00h - 1FFD00h - 1FFC00h - 1FFB00h - 1FFA00h - 1FF900h - 1FF800h - 1FF700h - 1FF600h - 1FF500h - 1FF400h - 1FF300h - 1FF200h - 1FF100h - 1FF000h - 1FEF00h - 1FEE00h - 1FED00h - 1FEC00h - 1FEB00h - 1FEA00h - 1FE900h - 1FE800h
32KB 64KB 32KB 128KB (Sector 15) 32KB 64KB 32KB
***
4KB 4KB ***
1F8FFFh - 1F8000h 1F7FFFh - 1F7000h
4KB 4KB ***
1F0FFFh - 1F0000h 1EFFFFh - 1EF000h
4KB 4KB ***
1E8FFFh - 1E8000h 1E7FFFh - 1E7000h
4KB 4KB 32KB 64KB 32KB 128KB (Sector 14) 32KB 64KB 32KB ***
1E0FFFh - 1E0000h 1DFFFFh - 1DF000h
4KB 4KB ***
1D8FFFh - 1D8000h 1D7FFFh - 1D7000h
4KB 4KB ***
1D0FFFh - 1D0000h 1CFFFFh - 1CF000h
4KB 4KB ***
1C8FFFh - 1C8000h 1C7FFFh - 1C7000h
4KB *** *** *** ***
1C0FFFh - 1C0000h
4KB 32KB 64KB 32KB 128KB (Sector 0) 32KB 64KB 32KB ***
01FFFFh - 01F000h
4KB 4KB ***
018FFFh - 018000h 017FFFh - 017000h
4KB 4KB ***
010FFFh - 010000h 00FFFFh - 00F000h
4KB 4KB ***
008FFFh - 008000h 007FFFh - 007000h
4KB
000FFFh - 000000h
256 Bytes 256 Bytes 256 Bytes 256 Bytes 256 Bytes 256 Bytes 256 Bytes 256 Bytes 256 Bytes 256 Bytes 256 Bytes 256 Bytes 256 Bytes 256 Bytes 256 Bytes 256 Bytes 256 Bytes 256 Bytes 256 Bytes 256 Bytes 256 Bytes 256 Bytes 256 Bytes 256 Bytes
0017FFh 0016FFh 0015FFh 0014FFh 0013FFh 0012FFh 0011FFh 0010FFh 000FFFh 000EFFh 000DFFh 000CFFh 000BFFh 000AFFh 0009FFh 0008FFh 0007FFh 0006FFh 0005FFh 0004FFh 0003FFh 0002FFh 0001FFh 0000FFh
- 001700h - 001600h - 001500h - 001400h - 001300h - 001200h - 001100h - 001000h - 000F00h - 000E00h - 000D00h - 000C00h - 000B00h - 000A00h - 000900h - 000800h - 000700h - 000600h - 000500h - 000400h - 000300h - 000200h - 000100h - 000000h
4
AT26DF161 [Preliminary]
3599A-DFLASH-11/05
www.DataSheet.in
AT26DF161 [Preliminary]
5. Device Operation
The AT26DF161 is controlled by a set of instructions that are sent from a host controller, commonly referred to as the SPI Master. The SPI Master communicates with the AT26DF161 via the SPI bus which is comprised of four signal lines: Chip Select (CS), Serial Clock (SCK), Serial Input (SI), and Serial Output (SO). The SPI protocol defines a total of four modes of operation (mode 0, 1, 2, or 3) with each mode differing in respect to the SCK polarity and phase and how the polarity and phase control the flow of data on the SPI bus. The AT26DF161 supports the two most common modes, SPI Modes 0 and 3. The only difference between SPI Modes 0 and 3 is the polarity of the SCK signal when in the inactive state (when the SPI Master is in standby mode and not transferring any data). With SPI Modes 0 and 3, data is always latched in on the rising edge of SCK and always output on the falling edge of SCK. Figure 5-1.
CS
SPI Mode 0 and 3
SCK
SI
MSB
LSB
SO
MSB
LSB
6. Commands and Addressing
A valid instruction or operation must always be started by first asserting the CS pin. After the CS pin has been asserted, the SPI Master must then clock out a valid 8-bit opcode on the SPI bus. Following the opcode, instruction dependent information such as address and data bytes would then be clocked out by the SPI Master. All opcode, address, and data bytes are transferred with the most significant bit (MSB) first. An operation is ended by deasserting the CS pin. Opcodes not supported by the AT26DF161 will be ignored by the device and no operation will be started. The device will continue to ignore any data presented on the SI pin until the start of the next operation (CS pin being deasserted and then reasserted). In addition, if the CS pin is deasserted before complete opcode and address information is sent to the device, then no operation will be performed and the device will simply return to the idle state and wait for the next operation. Addressing of the device requires a total of three bytes of information to be sent, representing address bits A23-A0. Since the upper address limit of the AT26DF161 memory array is 1FFFFFh, address bits A23-A21 are always ignored by the device.
5
3599A-DFLASH-11/05
www.DataSheet.in
Table 6-1.
Command
Command Listing
Opcode Address Bytes Dummy Bytes Data Bytes
Read Commands Read Array Read Array (Low Frequency) Program and Erase Commands Block Erase (4-KBytes) Block Erase (32-KBytes) Block Erase (64-KBytes) Chip Erase C7h Byte/Page Program (1 to 256 Bytes) Protection Commands Write Enable Write Disable Protect Sector Unprotect Sector Read Sector Protection Registers Status Register Commands Read Status Register Write Status Register Miscellaneous Commands Read Manufacturer and Device ID Deep Power-Down Resume from Deep Power-Down 9Fh B9h ABh 1001 1111 1011 1001 1010 1011 0 0 0 0 0 0 1 to 4 0 0 05h 01h 0000 0101 0000 0001 0 0 0 0 1+ 1 06h 04h 36h 39h 3Ch 0000 0110 0000 0100 0011 0110 0011 1001 0011 1100 0 0 3 3 3 0 0 0 0 0 0 0 0 0 1+ 02h 1100 0111 0000 0010 0 3 0 0 0 1+ 20h 52h D8h 60h 0010 0000 0101 0010 1101 1000 0110 0000 3 3 3 0 0 0 0 0 0 0 0 0 0Bh 03h 0000 1011 0000 0011 3 3 1 0 1+ 1+
6
AT26DF161 [Preliminary]
3599A-DFLASH-11/05
www.DataSheet.in
AT26DF161 [Preliminary]
7. Read Commands
7.1 Read Array
The Read Array command can be used to sequentially read a continuous stream of data from the device by simply providing the SCK signal once the initial starting address has been specified. The device incorporates an internal address counter that automatically increments on every clock cycle. Two opcodes, 0Bh and 03h, can be used for the Read Array command. The use of each opcode depends on the maximum SCK frequency that will be used to read data from the device. The 0Bh opcode can be used at any SCK frequency up to the maximum specified by fSCK. The 03h opcode can be used for lower frequency read operations up to the maximum specified by fRDLF. To perform the Read Array operation, the CS pin must first be asserted and the appropriate opcode (0Bh or 03h) must be clocked into the device. After the opcode has been clocked in, the three address bytes must be clocked in to specify the starting address location of the first byte to read within the memory array. If the 0Bh opcode is used, then one don't care byte must also be clocked in after the three address bytes. After the three address bytes (and the one don't care byte if using opcode 0Bh) have been clocked in, additional clock cycles will result in serial data being output on the SO pin. The data is always output with the MSB of a byte first. When the last byte (1FFFFFh) of the memory array has been read, the device will continue reading back at the beginning of the array (000000h). No delays will be incurred when wrapping around from the end of the array to the beginning of the array. Deasserting the CS pin will terminate the read operation and put the SO pin into a high-impedance state. The CS pin can be deasserted at any time and does not require that a full byte of data be read. Figure 7-1. Read Array - 0Bh Opcode
CS
0 1 2 3 4 5 6 7 8 9 10 11 12 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48
SCK
OPCODE ADDRESS BITS A23-A0
0 1 1 A
MSB
DON'T CARE
A A X
MSB
SI
0
MSB
0
0
0
1
A
A
A
A
A
A
X
X
X
X
X
X
X
DATA BYTE 1
SO
HIGH-IMPEDANCE
D
MSB
D
D
D
D
D
D
D
D
MSB
D
Figure 7-2.
Read Array - 03h Opcode
CS
0 1 2 3 4 5 6 7 8 9 10 11 12 29 30 31 32 33 34 35 36 37 38 39 40
SCK
OPCODE ADDRESS BITS A23-A0
0 1 1 A
MSB
SI
0
MSB
0
0
0
0
A
A
A
A
A
A
A
A
DATA BYTE 1
SO
HIGH-IMPEDANCE
D
MSB
D
D
D
D
D
D
D
D
MSB
D
7
3599A-DFLASH-11/05
www.DataSheet.in
8. Program and Erase Commands
8.1 Byte/Page Program
The Byte/Page Program command allows anywhere from a single byte of data to 256 bytes of data to be programmed into previously erased memory locations. An erased memory location is one that has all eight bits set to the logical "1" state (a byte value of FFh). Before a Byte/Page Program command can be started, the Write Enable command must have been previously issued to the device (see Write Enable command description) to set the Write Enable Latch (WEL) bit of the Status Register to a logical "1" state. To perform a Byte/Page Program command, an opcode of 02h must be clocked into the device followed by the three address bytes denoting the first byte location of the memory array to begin programming at. After the address bytes have been clocked in, data can then be clocked into the device and will be stored in an internal buffer. If the starting memory address denoted by A23-A0 does not fall on an even 256-byte page boundary (A7-A0 are not all 0), then special circumstances regarding which memory locations will be programmed will apply. In this situation, any data that is sent to the device that goes beyond the end of the page will wrap around back to the beginning of the same page. For example, if the starting address denoted by A23-A0 is 0000FEh, and three bytes of data are sent to the device, then the first two bytes of data will be programmed at addresses 0000FEh and 0000FFh while the last byte of data will be programmed at address 000000h. The remaining bytes in the page (addresses 000001h through 0000FDh) will be unaffected and will not change. In addition, if more than 256 bytes of data are sent to the device, then only the last 256 bytes sent will be latched into the internal buffer. When the CS pin is deasserted, the device will take the data stored in the internal buffer and program it into the appropriate memory array locations based on the starting address specified by A23-A0 and the number of complete data bytes sent to the device. If less than 256 bytes of data were sent to the device, then the remaining bytes within the page will not be altered. The programming of the data bytes is internally self-timed and should take place in a time of tPP. The three address bytes and at least one complete byte of data must be clocked into the device before the CS pin is deasserted; otherwise, the device will abort the operation and no data will be programmed into the memory array. In addition, if the address specified by A23-A0 points to a memory location within a sector that is in the protected state (see "Protect Sector" on page 12), then the Byte/Page Program command will not be executed, and the device will return to the idle state once the CS pin has been deasserted. The WEL bit in the Status Register will be reset back to the logical "0" state if the program cycle aborts due to an incomplete address being sent, an incomplete byte of data being sent, or because the memory location to be programmed is protected. While the device is programming, the Status Register can be read and will indicate that the device is busy. For faster throughput, it is recommended that the Status Register be polled rather than waiting the tPP time to determine if the data bytes have finished programming. At some point before the program cycle completes, the WEL bit in the Status Register will be reset back to the logical "0" state.
8
AT26DF161 [Preliminary]
3599A-DFLASH-11/05
www.DataSheet.in
AT26DF161 [Preliminary]
Figure 8-1. Byte Program
CS
0 1 2 3 4 5 6 7 8 9 10 11 12 29 30 31 32 33 34 35 36 37 38 39
SCK
OPCODE ADDRESS BITS A23-A0
0 1 0 A
MSB
DATA IN
A A D
MSB
SI
0
MSB
0
0
0
0
A
A
A
A
A
A
D
D
D
D
D
D
D
SO
Figure 8-2. Page Program
HIGH-IMPEDANCE
CS
0 1 2 3 4 5 6 7 8 9 29 30 31 32 33 34 35 36 37 38 39
SCK
OPCODE ADDRESS BITS A23-A0
0 1 0 A
MSB
DATA IN BYTE 1
D
MSB
DATA IN BYTE n
D D
MSB
SI
0
MSB
0
0
0
0
A
A
A
A
A
D
D
D
D
D
D
D
D
D
D
D
D
D
SO
HIGH-IMPEDANCE
8.2
Block Erase
A block of 4K-, 32K-, or 64K-bytes can be erased (all bits set to the logical "1" state) in a single operation by using one of three different opcodes for the Block Erase command. An opcode of 20h is used for a 4K-byte erase, an opcode of 52h is used for a 32K-byte erase, and an opcode of D8h is used for a 64K-byte erase. Before a Block Erase command can be started, the Write Enable command must have been previously issued to the device to set the WEL bit of the Status Register to a logical "1" state. To perform a Block Erase, the CS pin must first be asserted and the appropriate opcode (20h, 52h, or D8h) must be clocked into the device. After the opcode has been clocked in, the three address bytes specifying an address within the 4K-, 32K-, or 64K-byte block to be erased must be clocked in. Any additional data clocked into the device will be ignored. When the CS pin is deasserted, the device will erase the appropriate block. The erasing of the block is internally self-timed and should take place in a time of tBLKE. Since the Block Erase command erases a region of bytes, the lower order address bits do not need to be decoded by the device. Therefore, for a 4K-byte erase, address bits A11-A0 will be ignored by the device and their values can be either a logical "1" or "0". For a 32K-byte erase, address bits A14-A0 will be ignored, and for a 64K-byte erase, address bits A15-A0 will be ignored by the device. Despite the lower order address bits not being decoded by the device, the complete three address bytes must still be clocked into the device before the CS pin is deasserted; otherwise, the device will abort the operation and no erase operation will be performed.
9
3599A-DFLASH-11/05
www.DataSheet.in
If the address specified by A23-A0 points to a memory location within a sector that is in the protected state, then the Block Erase command will not be executed, and the device will return to the idle state once the CS pin has been deasserted. The WEL bit in the Status Register will be reset back to the logical "0" state if the erase cycle aborts due to an incomplete address being sent or because a memory location within the region to be erased is protected. While the device is executing a successful erase cycle, the Status Register can be read and will indicate that the device is busy. For faster throughput, it is recommended that the Status Register be polled rather than waiting the tBLKE time to determine if the device has finished erasing. At some point before the erase cycle completes, the WEL bit in the Status Register will be reset back to the logical "0" state. Figure 8-3. Block Erase
CS
0 1 2 3 4 5 6 7 8 9 10 11 12 26 27 28 29 30 31
SCK
OPCODE ADDRESS BITS A23-A0
C C A
MSB
SI
C
MSB
C
C
C
C
C
A
A
A
A
A
A
A
A
A
A
A
SO
HIGH-IMPEDANCE
8.3
Chip Erase
The entire memory array can be erased in a single operation by using the Chip Erase command. Before a Chip Erase command can be started, the Write Enable command must have been previously issued to the device to set the WEL bit of the Status Register to a logical "1" state. Two opcodes, 60h and C7h, can be used for the Chip Erase command. There is no difference in device functionality when utilizing the two opcodes, so they can be used interchangeably. To perform a Chip Erase, one of the two opcodes (60h or C7h) must be clocked into the device. Since the entire memory array is to be erased, no address bytes need to be clocked into the device, and any data clocked in after the opcode will be ignored. When the CS pin is deasserted, the device will erase the entire memory array. The erasing of the device is internally self-timed and should take place in a time of tCHPE. The complete opcode must be clocked into the device before the CS pin is deasserted; otherwise, no erase will be performed. In addition, if any sector of the memory array is in the protected state, then the Chip Erase command will not be executed, and the device will return to the idle state once the CS pin has been deasserted. The WEL bit in the Status Register will be reset back to the logical "0" state if a sector is in the protected state. While the device is executing a successful erase cycle, the Status Register can be read and will indicate that the device is busy. For faster throughput, it is recommended that the Status Register be polled rather than waiting the tCHPE time to determine if the device has finished erasing. At some point before the erase cycle completes, the WEL bit in the Status Register will be reset back to the logical "0" state.
10
AT26DF161 [Preliminary]
3599A-DFLASH-11/05
www.DataSheet.in
AT26DF161 [Preliminary]
Figure 8-4. Chip Erase
CS
0 1 2 3 4 5 6 7
SCK
OPCODE
SI
C
MSB
C
C
C
C
C
C
C
SO
HIGH-IMPEDANCE
9. Protection Commands and Features
9.1 Write Enable
The Write Enable command is used to set the Write Enable Latch (WEL) bit in the Status Register to a logical "1" state. The WEL bit must be set before a program, erase, Protect Sector, Unprotect Sector, or Write Status Register command can be executed. This makes the issuance of these commands a two step process, thereby reducing the chances of a command being accidentally or erroneously executed. If the WEL bit in the Status Register is not set prior to the issuance of one of these commands, then the command will not be executed. To issue the Write Enable command, the CS pin must first be asserted and the opcode of 06h must be clocked into the device. No address bytes need to be clocked into the device, and any data clocked in after the opcode will be ignored. When the CS pin is deasserted, the WEL bit in the Status Register will be set to a logical "1". The complete opcode must be clocked into the device before the CS pin is deasserted; otherwise, the device will abort the operation and the state of the WEL bit will not change. Figure 9-1. Write Enable
CS
0 1 2 3 4 5 6 7
SCK
OPCODE
SI
0
MSB
0
0
0
0
1
1
0
SO
HIGH-IMPEDANCE
11
3599A-DFLASH-11/05
www.DataSheet.in
9.2
Write Disable
The Write Disable command is used to reset the Write Enable Latch (WEL) bit in the Status Register to the logical "0" state. With the WEL bit reset, all program, erase, Protect Sector, Unprotect Sector, and Write Status Register commands will not be executed. The Write Disable command is also used to exit the Sequential Program Mode. Other conditions can also cause the WEL bit to be reset; for more details, refer to the WEL bit section of the Status Register description on page 18. To issue the Write Disable command, the CS pin must first be asserted and the opcode of 04h must be clocked into the device. No address bytes need to be clocked into the device, and any data clocked in after the opcode will be ignored. When the CS pin is deasserted, the WEL bit in the Status Register will be reset to a logical "0". The complete opcode must be clocked into the device before the CS pin is deasserted; otherwise, the device will abort the operation and the state of the WEL bit will not change. Figure 9-2. Write Disable
CS
0 1 2 3 4 5 6 7
SCK
OPCODE
SI
0
MSB
0
0
0
0
1
0
0
SO
HIGH-IMPEDANCE
9.3
Protect Sector
Every physical sector of the device has a corresponding single-bit Sector Protection Register that is used to control the software protection of a sector. Upon device power-up or after a device reset, each Sector Protection Register will default to the logical "1" state indicating that all sectors are protected and cannot be programmed or erased. Issuing the Protect Sector command to a particular sector address will set the corresponding Sector Protection Register to the logical "1" state. The following table outlines the two states of the Sector Protection Registers. Table 9-1.
Value 0 1
Sector Protection Register Values
Sector Protection Status Sector is unprotected and can be programmed and erased. Sector is protected and cannot be programmed or erased. This is the default state.
Before the Protect Sector command can be issued, the Write Enable command must have been previously issued to set the WEL bit in the Status Register to a logical "1". To issue the Protect Sector command, the CS pin must first be asserted and the opcode of 36h must be clocked into the device followed by three address bytes designating any address within the sector to be locked. Any additional data clocked into the device will be ignored. When the CS pin is deasserted, the Sector Protection Register corresponding to the physical sector addressed by A23A0 will be set to the logical "1" state, and the sector itself will then be protected from program 12
AT26DF161 [Preliminary]
3599A-DFLASH-11/05
www.DataSheet.in
AT26DF161 [Preliminary]
and erase operations. In addition, the WEL bit in the Status Register will be reset back to the logical "0" state. The complete three address bytes must be clocked into the device before the CS pin is deasserted; otherwise, the device will abort the operation, the state of the Sector Protection Register will be unchanged, and the WEL bit in the Status Register will be reset to a logical "0". As a safeguard against accidental or erroneous protecting or unprotecting of sectors, the Sector Protection Registers can themselves be locked from updates by using the SPRL (Sector Protection Registers Locked) bit of the Status Register (please refer to "Status Register Commands" on page 16 for more details). If the Sector Protection Registers are locked, then any attempts to issue the Protect Sector command will be ignored, and the device will reset the WEL bit in the Status Register back to a logical "0" and return to the idle state once the CS pin has been deasserted. Figure 9-3. Protect Sector
CS
0 1 2 3 4 5 6 7 8 9 10 11 12 26 27 28 29 30 31
SCK
OPCODE ADDRESS BITS A23-A0
1 1 0 A
MSB
SI
0
MSB
0
1
1
0
A
A
A
A
A
A
A
A
A
A
A
SO
HIGH-IMPEDANCE
9.4
Unprotect Sector
Issuing the Unprotect Sector command to a particular sector address will reset the corresponding Sector Protection Register to the logical "0" state (see Table 9-1 on page 12 for Sector Protection Register values). Every physical sector of the device has a corresponding single-bit Sector Protection Register that is used to control the software protection of a sector. Before the Unprotect Sector command can be issued, the Write Enable command must have been previously issued to set the WEL bit in the Status Register to a logical "1". To issue the Unprotect Sector command, the CS pin must first be asserted and the opcode of 39h must be clocked into the device. After the opcode has been clocked in, the three address bytes designating any address within the sector to be unlocked must be clocked in. Any additional data clocked into the device after the address bytes will be ignored. When the CS pin is deasserted, the Sector Protection Register corresponding to the sector addressed by A23-A0 will be reset to the logical "0" state, and the sector itself will be unprotected. In addition, the WEL bit in the Status Register will be reset back to the logical "0" state. The complete three address bytes must be clocked into the device before the CS pin is deasserted; otherwise, the device will abort the operation, the state of the Sector Protection Register will be unchanged, and the WEL bit in the Status Register will be reset to a logical "0". As a safeguard against accidental or erroneous locking or unlocking of sectors, the Sector Protection Registers can themselves be locked from updates by using the SPRL (Sector Protection Registers Locked) bit of the Status Register (please refer to "Status Register Commands" on page 16 for more details). If the Sector Protection Registers are locked, then any attempts to
13
3599A-DFLASH-11/05
www.DataSheet.in
issue the Unprotect Sector command will be ignored, and the device will reset the WEL bit in the Status Register back to a logical "0" and return to the idle state once the CS pin has been deasserted. Figure 9-4. Unprotect Sector
CS
0 1 2 3 4 5 6 7 8 9 10 11 12 26 27 28 29 30 31
SCK
OPCODE ADDRESS BITS A23-A0
0 0 1 A
MSB
SI
0
MSB
0
1
1
1
A
A
A
A
A
A
A
A
A
A
A
SO
HIGH-IMPEDANCE
9.5
Read Sector Protection Registers
The Sector Protection Registers can be read to determine the current software protection status of each sector. Reading the Sector Protection Registers, however, will not determine the status of the WP pin. To read the Sector Protection Register for a particular sector, the CS pin must first be asserted and the opcode of 3Ch must be clocked in. Once the opcode has been clocked in, three address bytes designating any address within the sector must be clocked in. After the last address byte has been clocked in, the device will begin outputting data on the SO pin during every subsequent clock cycle. The data being output will be a repeating byte of either FFh or 00h to denote the value of the appropriate Sector Protection Register Table 9-2. Read Sector Protection Register - Output Data
Sector Protection Register Value Sector Protection Register value is 0 (sector is unprotected). Sector Protection Register value is 1 (sector is protected).
Output Data 00h FFh
Deasserting the CS pin will terminate the read operation and put the SO pin into a high-impedance state. The CS pin can be deasserted at any time and does not require that a full byte of data be read. In addition to reading the individual Sector Protection Registers, the Software Protection Status (SWP) bit in the Status Register can be read to determine if all, some, or none of the sectors are software protected (please refer to "Status Register Commands" on page 16 for more details).
14
AT26DF161 [Preliminary]
3599A-DFLASH-11/05
www.DataSheet.in
AT26DF161 [Preliminary]
Figure 9-5. Read Sector Protection Register
CS
0 1 2 3 4 5 6 7 8 9 10 11 12 29 30 31 32 33 34 35 36 37 38 39 40
SCK
OPCODE ADDRESS BITS A23-A0
1 0 0 A
MSB
SI
0
MSB
0
1
1
1
A
A
A
A
A
A
A
A
DATA BYTE
SO
HIGH-IMPEDANCE
D
MSB
D
D
D
D
D
D
D
D
MSB
D
9.6
Protected States and the Write Protect (WP) Pin
The WP pin is not linked to the memory array itself and has no direct effect on the protection status of the memory array. Instead, the WP pin, in conjunction with the SPRL (Sector Protection Registers Locked) bit in the Status Register, is used to control the hardware locking mechanism of the device. For hardware locking to be active, two conditions must be met-the WP pin must be asserted and the SPRL bit must be in the logical "1" state. When hardware locking is active, the Sector Protection Registers are locked and the SPRL bit itself is also locked. Therefore, sectors that are protected will be locked in the protected state, and sectors that are unprotected will be locked in the unprotected state. These states cannot be changed as long as hardware locking is active, so the Protect Sector, Unprotect Sector, and Write Status Register commands will be ignored. In order to modify the protection status of a sector, the WP pin must first be deasserted, and the SPRL bit in the Status Register must be reset back to the logical "0" state. If the WP pin is permanently connected to GND, then once the SPRL bit is set to a logical "1", the only way to reset the bit back to the logical "0" state is to power-cycle or reset the device. This allows a system to power-up with all sectors software protected but not hardware locked. Therefore, sectors can be unprotected and protected as needed and then hardware locked at a later time by simply setting the SPRL bit in the Status Register. When the WP pin is deasserted, or if the WP pin is permanently connected to VCC, the SPRL bit in the Status Register can still be set to a logical "1" to lock the Sector Protection Registers. This provides a software locking ability to prevent erroneous Protect Sector or Unprotect Sector commands from being processed. The tables below detail the various protection and locking states of the device. Table 9-3.
WP X (Don't Care) Note:
Software Protection
Sector Protection Register n(1) 0 1 Sector n(1) Unprotected Protected
1. "n" represents a sector number
15
3599A-DFLASH-11/05
w
w
w
.
D
a
t
a
S
h
e
e
t
.
i
n
Table 9-4.
WP 0 SPRL 0
Hardware and Software Locking
Locking SPRL Can be modified from 0 to 1 Sector Protection Registers Unlocked and modifiable using theProtect and Unprotect Sector commands Locked in current state. Protect and Unprotect Sector commands will be ignored. Unlocked and modifiable using theProtect and Unprotect Sector commands Locked in current state. Protect and Unprotect Sector commands will be ignored.
0
1
Hardware Locked
Locked
1
0
Can be modified from 0 to 1
1
1
Software Locked
Can be modified from 1 to 0
10. Status Register Commands
10.1 Read Status Register
The Status Register can be read to determine the device's ready/busy status, as well as the status of many other functions such as Hardware Locking and Software Protection. The Status Register can be read at any time, including during an internally self-timed program or erase operation. To read the Status Register, the CS pin must first be asserted and the opcode of 05h must be clocked into the device. After the last bit of the opcode has been clocked in, the device will begin outputting Status Register data on the SO pin during every subsequent clock cycle. After the last bit (bit 0) of the Status Register has been clocked out, the sequence will repeat itself starting again with bit 7 as long as the CS pin remains asserted and the SCK pin is being pulsed. The data in the Status Register is constantly being updated, so each repeating sequence will output new data. Deasserting the CS pin will terminate the Read Status Register operation and put the SO pin into a high-impedance state. The CS pin can be deasserted at any time and does not require that a full byte of data be read.
16
AT26DF161 [Preliminary]
3599A-DFLASH-11/05
www.DataSheet.in
AT26DF161 [Preliminary]
Table 10-1.
Bit
(1)
Status Register Format
Name Type(2) R/W 1 Sector Protection Registers are locked. Reserved for future use. Reserved for future use. WP is asserted. WP is deasserted. All sectors are software unprotected. Some sectors are software protected. Read Sector Protection Registers. Reserved for future use. All sectors are software protected (default). Device is not write enabled (default). Device is write enabled. Device is ready. Device is busy with an internal operation. R R R 1 00 01 0 0 0 Description 0 Sector Protection Registers are unlocked (default).
7 6 5 4
SPRL RES RES WPP
Sector Protection Registers Locked Reserved for future use Reserved for future use Write Protect (WP) Pin Status
3:2
SWP
Software Protection Status
R 10 11 0
1
WEL
Write Enable Latch Status
R 1 0
0 Notes:
RDY/BSY
Ready/Busy Status
R 1
1. Bit 7 of the Status Register is the only bit that can be user modified 2. R/W = Readable and writeable R = Readable only
10.1.1
SPRL Bit The SPRL bit is used to control whether the Sector Protection Registers can be modified or not. When the SPRL bit is in the logical "1" state, all Sector Protection Registers are locked and cannot be modified with the Protect Sector and Unprotect Sector commands (the device will ignore these commands). Any sectors that are presently protected will remain protected, and any sectors that are presently unprotected will remain unprotected. When the SPRL bit is in the logical "0" state, all Sector Protection Registers are unlocked and can be modified (the Protect Sector and Unprotect Sector commands will be processed as normal). The SPRL bit defaults to the logical "0" state after a power-up or a device reset. The SPRL bit can be modified freely whenever the WP pin is deasserted. However, if the WP pin is asserted, then the SPRL bit may only be changed from a logical "0" (Sector Protection Registers are unlocked) to a logical "1" (Sector Protection Registers are locked). In order to reset the SPRL bit back to a logical "0" using the Write Status Register command, the WP pin will have to first be deasserted. The SPRL bit is the only bit of the Status Register than can be user modified via the Write Status Register command.
17
3599A-DFLASH-11/05
www.DataSheet.in
10.1.2
WPP Bit The WPP bit can be read to determine if the WP pin has been asserted or not.
10.1.3
SWP Bits The SWP bits provide feedback on the software protection status for the device. There are three possible combinations of the SWP bits that indicate whether none, some, or all of the sectors have been protected using the Protect Sector command. If the SWP bits indicate that some of the sectors have been protected, then the individual Sector Protection Registers can be read with the Read Sector Protection Registers command to determine which sectors are in fact protected.
10.1.4
WEL Bit The WEL bit indicates the current status of the internal Write Enable Latch. When the WEL bit is in the logical "0" state, the device will not accept any program, erase, Protect Sector, Unprotect Sector, or Write Status Register commands. The WEL bit defaults to the logical "0" state after a device power-up or reset. In addition, the WEL bit will be reset to the logical "0" state automatically under the following conditions: * Write Disable operation completes successfully * Write Status Register operation completes successfully or aborts * Protect Sector operation completes successfully or aborts * Unprotect Sector operation completes successfully or aborts * Byte/Page Program operation completes successfully or aborts * Block Erase operation completes successfully or aborts * Chip Erase operation completes successfully or aborts If the WEL bit is in the logical "1" state, it will not be reset to a logical "0" if an operation aborts due to an incomplete or unrecognized opcode being clocked into the device before the CS pin is deasserted. In order for the WEL bit to be reset when an operation aborts prematurely, the entire opcode for a program, erase, Protect Sector, Unprotect Sector, or Write Status Register command must have been clocked into the device.
10.1.5
RDY/BSY Bit The RDY/BSY bit is used to determine whether or not an internal operation, such as a program or erase, is in progress. To poll the RDY/BSY bit to detect the completion of a program or erase cycle, new Status Register data must be continually clocked out of the device until the state of the RDY/BSY bit changes from a logical "1" to a logical "0".
18
AT26DF161 [Preliminary]
3599A-DFLASH-11/05
www.DataSheet.in
AT26DF161 [Preliminary]
Figure 10-1. Read Status Register
CS
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
SCK
OPCODE
SI
0
MSB
0
0
0
0
1
0
1
STATUS REGISTER DATA
STATUS REGISTER DATA
D
MSB
SO
HIGH-IMPEDANCE
D
MSB
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
MSB
D
10.2
Write Status Register
The Write Status Register command is used to modify the SPRL bit of the Status Register. Before the Write Status Register command can be issued, the Write Enable command must have been previously issued to set the WEL bit in the Status Register to a logical "1". To issue the Write Status Register command, the CS pin must first be asserted and the opcode of 01h must be clocked into the device. After the opcode has been clocked in, one byte of data comprised of the SPRL bit value and seven don't care bits must be clocked in. Any additional data bytes that are sent to the device will be ignored. When the CS pin is deasserted, the SPRL bit in the Status Register will be modified, and the WEL bit in the Status Register will be reset back to a logical "0". The complete one byte of data must be clocked into the device before the CS pin is deasserted; otherwise, the device will abort the operation, the state of the SPRL bit will not change, and the WEL bit in the Status Register will be reset back to the logical "0" state. If the WP pin is asserted, then the SPRL bit can only be set to a logical "1". If an attempt is made to reset the SPRL bit to a logical "0" while the WP pin is asserted, then the Write Status Register command will be ignored, and the WEL bit in the Status Register will be reset back to the logical "0" state. In order to reset the SPRL bit to a logical "0", the WP pin must be deasserted. Figure 10-2. Write Status Register
CS
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
SCK
OPCODE STATUS REGISTER IN
0 0 1 D
MSB
SI
0
MSB
0
0
0
0
X
X
X
X
X
X
X
SO
HIGH-IMPEDANCE
19
3599A-DFLASH-11/05
www.DataSheet.in
11. Other Commands and Functions
11.1 Read Manufacturer and Device ID
Identification information can be read from the device to enable systems to electronically query and identify the device while it is in system. The identification method and the command opcode comply with the JEDEC standard for "Manufacturer and Device ID Read Methodology for SPI Compatible Serial Interface Memory Devices". The type of information that can be read from the device includes the JEDEC defined Manufacturer ID, the vendor specific Device ID, and the vendor specific Extended Device Information. To read the identification information, the CS pin must first be asserted and the opcode of 9Fh must be clocked into the device. After the opcode has been clocked in, the device will begin outputting the identification data on the SO pin during the subsequent clock cycles. The first byte that will be output will be the Manufacturer ID followed by two bytes of Device ID information. The fourth byte output will be the Extended Device Information String Length, which will be 00h indicating that no Extended Device Information follows. After the Extended Device Information String Length byte is output, the SO pin will go into a high-impedance state; therefore, additional clock cycles will have no affect on the SO pin and no data will be output. As indicated in the JEDEC standard, reading the Extended Device Information String Length and any subsequent data is optional. Deasserting the CS pin will terminate the Manufacturer and Device ID read operation and put the SO pin into a high-impedance state. The CS pin can be deasserted at any time and does not require that a full byte of data be read. Table 11-1. Manufacturer and Device ID Information
Data Type Manufacturer ID Device ID (Part 1) Device ID (Part 2) Extended Device Information String Length Value 1Fh 46h 00h 00h
Byte No. 1 2 3 4
Table 11-2.
Data Type Manufacturer ID
Manufacturer and Device ID Details
Bit 7 Bit 6 Bit 5 Bit 5 Bit 3 Bit 2 Bit 1 Bit 0 Hex Value 1Fh 0 0 Family Code 0 1 1 1 Density Code 46h 0 1 MLC Code 0 0 0 1 1 0 00h 0 0 0 0 0 0 0 0 Product Version Code 1 1 Family Code: Density Code: MLC Code: Product Version: 010 (AT26DFxxx series) 00110 (16-Mbit) 000 (1-bit/cell technology) 00000 (Initial version) Details JEDEC Code: 0001 1111 (1Fh for Atmel)
JEDEC Assigned Code
Device ID (Part 1)
Device ID (Part 2)
20
AT26DF161 [Preliminary]
3599A-DFLASH-11/05
www.DataSheet.in
AT26DF161 [Preliminary]
Figure 11-1. Read Manufacturer and Device ID
CS
0 6 7 8 14 15 16 22 23 24 30 31 32 38
SCK
OPCODE
SI
9Fh
SO
HIGH-IMPEDANCE
1Fh
46h
00h
00h
MANUFACTURER ID
DEVICE ID BYTE 1
DEVICE ID BYTE 2
EXTENDED DEVICE INFORMATION STRING LENGTH
Note: Each transition
shown for SI and SO represents one byte (8 bits)
11.2
Deep Power-Down
During normal operation, the device will be placed in the standby mode to consume less power as long as the CS pin remains deasserted and no internal operation is in progress. The Deep Power-Down command offers the ability to place the device into an even lower power consumption state called the Deep Power-Down mode. When the device is in the Deep Power-Down mode, all commands including the Read Status Register command will be ignored with the exception of the Resume from Deep Power-Down command. Since all commands will be ignored, the mode can be used as an extra protection mechanism against program and erase operations. Entering the Deep Power-Down mode is accomplished by simply asserting the CS pin, clocking in the opcode of B9h, and then deasserting the CS pin. Any additional data clocked into the device after the opcode will be ignored. When the CS pin is deasserted, the device will enter the Deep Power-Down mode within the maximum time of tEDPD. The complete opcode must be clocked in before the CS pin is deasserted; otherwise, the device will abort the operation and return to the standby mode once the CS pin is deasserted. In addition, the device will default to the standby mode after a power-cycle or a device reset. The Deep Power-Down command will be ignored if an internally self-timed operation such as a program or erase cycle is in progress. The Deep Power-Down command must be reissued after the internally self-timed operation has been completed in order for the device to enter the Deep Power-Down mode.
21
3599A-DFLASH-11/05
www.DataSheet.in
Figure 11-2. Deep Power-Down
CS
tEDPD
0 1 2 3 4 5 6 7
SCK
OPCODE
SI
1
MSB
0
1
1
1
0
0
1
SO
HIGH-IMPEDANCE
Active Current
ICC
Standby Mode Current Deep Power-Down Mode Current
11.3
Resume from Deep Power-Down
In order exit the Deep Power-Down mode and resume normal device operation, the Resume from Deep Power-Down command must be issued. The Resume from Deep Power-Down command is the only command that the device will recognize while in the Deep Power-Down mode. To resume from the Deep Power-Down mode, the CS pin must first be asserted and opcode of ABh must be clocked into the device. Any additional data clocked into the device after the opcode will be ignored. When the CS pin is deasserted, the device will exit the Deep PowerDown mode within the maximum time of tRDPD and return to the standby mode. After the device has returned to the standby mode, normal command operations such as Read Array can be resumed. If the complete opcode is not clocked in before the CS pin is deasserted, then the device will abort the operation and return to the Deep Power-Down mode. Figure 11-3. Resume from Deep Power-Down
CS
tRDPD
0 1 2 3 4 5 6 7
SCK
OPCODE
SI
1
MSB
0
1
0
1
0
1
1
SO
HIGH-IMPEDANCE
Active Current
ICC
Deep Power-Down Mode Current Standby Mode Current
22
AT26DF161 [Preliminary]
3599A-DFLASH-11/05
www.DataSheet.in
AT26DF161 [Preliminary]
12. Electrical Specifications
12.1 Absolute Maximum Ratings*
*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Temperature Under Bias................................ -55C to +125C Storage Temperature ..................................... -65C to +150C All Input Voltages (including NC Pins) with Respect to Ground .....................................-0.6V to +4.1V All Output Voltages with Respect to Ground .............................-0.6V to VCC + 0.5V
12.2
DC and AC Operating Range
AT26DF161 Ind. -40C to +85C 2.7V to 3.6V
Operating Temperature (Case) VCC Power Supply
12.3
DC Characteristics
Parameter Standby Current Deep Power-Down Current Condition CS, WP = VCC, all inputs at CMOS levels CS, WP = VCC, all inputs at CMOS levels f = 66 MHz, IOUT = 0 mA, CS = VIL, VCC = Max f = 50 MHz; IOUT = 0 mA, CS = VIL, VCC = Max f = 33 MHz, IOUT = 0 mA, CS = VIL, VCC = Max f = 20 MHz, IOUT = 0 mA, CS = VIL, VCC = Max Min Typ 25 4 11 10 8 7 12 14 Max 35 8 15 14 mA 12 10 18 20 1 1 0.3 x VCC 0.7 x VCC IOL = 1.6 mA, VCC = Min IOH = -100 A VCC - 0.2 0.4 mA mA A A V V V V Units A A
Symbol ISB IDPD
ICC1
Active Current, Read Operation
ICC2 ICC3 ILI ILO VIL VIH VOL VOH
Active Current, Program Operation Active Current, Erase Operation Input Leakage Current Output Leakage Current Input Low Voltage Input High Voltage Output Low Voltage Output High Voltage
CS = VCC, VCC = Max
CS
= VCC, VCC = Max
VIN = CMOS levels VOUT = CMOS levels
23
3599A-DFLASH-11/05
www.DataSheet.in
12.4
fSCK fRDLF tSCKH tSCKL tSCKR
(1)
AC Characteristics
Parameter Serial Clock (SCK) Frequency SCK Frequency for Read Array (Low Frequency - 03h opcode) SCK High Time SCK Low Time SCK Rise Time, Peak-to-Peak (Slew Rate) SCK Fall Time, Peak-to-Peak (Slew Rate) Chip Select High Time Chip Select Low Setup Time (relative to SCK) Chip Select Low Hold Time (relative to SCK) Chip Select High Setup Time (relative to SCK) Chip Select High Hold Time (relative to SCK) Data In Setup Time Data In Hold Time Output Disable Time Output Valid Time Output Hold Time Write Protect Setup Time Write Protect Hold Time Sector Protect Time (from Chip Select High) Sector Unprotect Time (from Chip Select High) Chip Select High to Deep Power-Down Chip Select High to Standby Mode 1. Not 100% tested (value guaranteed by design and characterization). 2. Only applicable as a constraint for the Write Status Register command when SPRL = 1. 0 20 100 20 20 3 3 6.8 6.8 0.1 0.1 50 5 5 5 5 2 3 6 6 Min Max 66 33 Units MHz MHz ns ns V/ns V/ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns s s
Symbol
tSCKF(1) tCSH tCSLS tCSLH tCSHS tCSHH tDS tDH tDIS(1) tV tOH tWPS(1)(2) tWPH
(1)(2)
tSECP(1) tSECUP(1) tEDPD(1) tRDPD(1) Notes:
12.5
tPP
Program and Erase Characteristics
Parameter Page Program Time (256 Bytes) 4-Kbyte Min Typ 1.5 0.05 0.35 0.7 18 Max 3.0 0.2 0.6 1.0 28 200 sec ns sec Units ms
Symbol
tBLKE
Block Erase Time
32-Kbyte 64-Kbyte
tCHPE tWRSR Note:
(1)
Chip Erase Time Write Status Register Time 1. Not 100% tested (value guaranteed by design and characterization).
24
AT26DF161 [Preliminary]
3599A-DFLASH-11/05
www.DataSheet.in
AT26DF161 [Preliminary]
12.6 Power-Up Conditions
Min 50 20 1.5 2.5 Max Units s ms V
Parameter Minimum VCC to Chip Select Low Time Power-up Device Delay Before Program or Erase Allowed Power-On Reset Voltage
12.7
Input Test Waveforms and Measurement Levels
AC DRIVING LEVELS 2.4V 1.5V 0.45V AC MEASUREMENT LEVEL
tR, tF < 2 ns (10% to 90%)
12.8
Output Test Load
DEVICE UNDER TEST 30 pF
25
3599A-DFLASH-11/05
www.DataSheet.in
13. AC Waveforms
Figure 13-1. Serial Input Timing
tCSH
CS
tCSLS tSCKH tCSLH tSCKL tCSHH tCSHS
SCK
tDS tDH
MSB LSB MSB
SI
SO
HIGH-IMPEDANCE
Figure 13-2. Serial Output Timing
CS
tSCKH tSCKL tDIS
SCK
SI
tV tOH tV
SO
Figure 13-3. WP Timing for Write Status Register Command When SPRL = 1
CS
tWPS tWPH
WP
SCK
SI
0
MSB OF WRITE STATUS REGISTER OPCODE
0
0
X
LSB OF WRITE STATUS REGISTER DATA BYTE
MSB
MSB OF NEXT OPCODE
SO
HIGH-IMPEDANCE
26
AT26DF161 [Preliminary]
3599A-DFLASH-11/05
www.DataSheet.in
AT26DF161 [Preliminary]
14. Ordering Information
14.1 Green Package Options (Pb/Halide-free/RoHS Compliant)
fSCK (MHz) 66 66 Ordering Code AT26DF161-SU AT26DF161-MU Package 8S2 8M1-A Operation Range Industrial (-40C to +85C)
Package Type 8S2 8M1-A 8-lead, 0.209" Wide, Plastic Gull Wing Small Outline Package (EIAJ SOIC) 8-contact, 5 x 6 mm Very Thin Micro Lead-frame Package (MLF)
27
3599A-DFLASH-11/05
www.DataSheet.in
15. Packaging Information
15.1 8S2 - EIAJ SOIC
C
1
E
E1
N
L
Top View
End View
e A
SYMBOL
b
COMMON DIMENSIONS (Unit of Measure = mm) MIN NOM MAX NOTE
A1
A A1 b C
1.70 0.05 0.35 0.15 5.13 5.18 7.70 0.51 0 1.27 BSC
2.16 0.25 0.48 0.35 5.35 5.40 8.26 0.85 8 4 2, 3 5 5
D
D E1 E L
Side View
e
Notes: 1. 2. 3. 4. 5.
This drawing is for general information only; refer to EIAJ Drawing EDR-7320 for additional information. Mismatch of the upper and lower dies and resin burrs are not included. It is recommended that upper and lower cavities be equal. If they are different, the larger dimension shall be regarded. Determines the true geometric position. Values b and C apply to pb/Sn solder plated terminal. The standard thickness of the solder layer shall be 0.010 +0.010/-0.005 mm.
10/7/03 2325 Orchard Parkway San Jose, CA 95131 TITLE 8S2, 8-lead, 0.209" Body, Plastic Small Outline Package (EIAJ) DRAWING NO.
R
8S2
REV. C
28
AT26DF161 [Preliminary]
3599A-DFLASH-11/05
www.DataSheet.in
AT26DF161 [Preliminary]
15.2 8M1-A - MLF
D D1
0
Pin 1 ID
E
E1
SIDE VIEW
TOP VIEW A2
A3 A1 A
0.08 C
D2
COMMON DIMENSIONS (Unit of Measure = mm) SYMBOL MIN - - NOM 0.85 - 0.65 TYP 0.20 TYP 0.35 0.40 6.00 TYP 5.75 TYP 3.20 3.40 5.00 TYP 4.75 TYP 3.80 4.00 1.27 0.50 0.60 0.75 12o 1.30 REF 4.20 3.60 0.48 MAX 1.00 0.05 NOTE
e
Pin #1 Notch (0.20 R)
A A1
E2
A2 A3
b
b D
L
K
D1 D2 E E1 E2 e L
0
BOTTOM VIEW
K
12/6/04 2325 Orchard Parkway San Jose, CA 95131 TITLE 8M1-A, 8-lead, 6 x 5 x 1.00 mm Body, Very Thin Dual Flat Package No Lead (MLF) DRAWING NO. 8M1-A REV. A
R
29
3599A-DFLASH-11/05
www.DataSheet.in
16. Revision History
Version No./Release Date Revision A - November 2005 History * Initial Release
30
AT26DF161 [Preliminary]
3599A-DFLASH-11/05
www.DataSheet.in
Atmel Corporation
2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600
Atmel Operations
Memory
2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314
RF/Automotive
Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759
Regional Headquarters
Europe
Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500
Microcontrollers
2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314 La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60
Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom
Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80
Asia
Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369
ASIC/ASSP/Smart Cards
Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759 Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743
Japan
9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581
Literature Requests
www.atmel.com/literature
Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.
(c) Atmel Corporation 2005. All rights reserved. Atmel(R), logo and combinations thereof, Everywhere You Are(R), DataFlash (R) and others, are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.
Printed on recycled paper.
3599A-DFLASH-11/05
www.DataSheet.in

▲Up To Search▲

Price & Availability of 26DF161

	To Download 26DF161 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .